Volume reduction of opposed current converters through coupling of inductors and interleaved switching

Practical switching devices have finite turn-on and turn-off times. To avoid short circuit during switching, a blanking time is added between the turn-off and turn-on of switches. This blanking time results in a nonlinear voltage error of the pulse width modulated output stage of a converter.

[1]  Russel J. Kerkman,et al.  Pulse based dead time compensator for PWM voltage inverters , 1995, Proceedings of IECON '95 - 21st Annual Conference on IEEE Industrial Electronics.

[2]  N. York,et al.  New Magnetic Structures for Switching Converters , 2001 .

[3]  Wing Hong Lau,et al.  Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time , 1999 .

[4]  G. Joos,et al.  A two switch high performance current regulated DC/AC converter module , 1990, Conference Record of the 1990 IEEE Industry Applications Society Annual Meeting.

[5]  G. Stanley,et al.  Precision DC-to-AC power conversion by optimization of the output current waveform-the half-bridge revisited , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[6]  G Pellegrino,et al.  Accurate Inverter Error Compensation and Related Self-Commissioning Scheme in Sensorless Induction Motor Drives , 2010, IEEE Transactions on Industry Applications.

[7]  O. Garcia,et al.  Passive component analysis in interleaved buck converters , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[8]  P. Midya,et al.  A detailed analysis of the effect of dead time on harmonic distortion in a class D audio amplifier , 2007, AFRICON 2007.

[9]  Full-bridge DC-DC converter with common mode chokes , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[10]  A.M. Knight,et al.  Single-Phase Multilevel PWM Inverter Topologies Using Coupled Inductors , 2009, IEEE Transactions on Power Electronics.

[11]  M. Berkhout A class D output stage with zero dead time , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  Yen-Shin Lai,et al.  Dead-time elimination of pwm-controlled inverter/converter without separate power sources for current polarity detection circuit , 2008, 2008 IEEE International Conference on Sustainable Energy Technologies.

[13]  C. Attaianese,et al.  A novel SVM strategy for VSI dead-time-effect reduction , 2005, IEEE Transactions on Industry Applications.

[14]  Andrew M. Knight,et al.  High-Quality Single Phase Power Conversion by Reconsidering the Magnetic Components in the Output Stage - Building a Better Half Bridge , 2008, 2008 IEEE Industry Applications Society Annual Meeting.

[15]  O. Garcia,et al.  Tight magnetic coupling in multiphase interleaved converters based on simple transformers , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[16]  J. M. Schellekens,et al.  High-precision current control through opposed current converters , 2011, Proceedings of the 2011 14th European Conference on Power Electronics and Applications.

[17]  Nadia Bouhalli Etude et intégration de convertisseurs multicellulaires parallèles entrelacés et magnétiquement couplés , 2009 .