A low power, high fill factor and high speed vision pixel in a multitask digital vision chip

In this paper a new pixel architecture for use in a multitask digital vision chip is presented. A dynamic comparator because of its low power consumption is used as a single-bit ADC to convert the photodiode signal to the binary data. The processing circuit is based on SIMD parallel processing, and it is configurable to perform different binary image processing operations in high speed with low power consumption. The proposed pixel structure can output the result in each period of its operating frequency, which makes it very suitable for high speed real time applications. The layout of the pixel shows the fill factor of about 27.5 % in a standard 0.18 μm CMOS technology. The post layout simulation results show the pixel consumes 0.254 uW at speed of 250 Kfps.

[1]  Sayed Masoud Sayedi,et al.  A high-speed low-power multitask digital vision chip , 2014, 2014 Second RSI/ISM International Conference on Robotics and Mechatronics (ICRoM).

[2]  Masatoshi Ishikawa,et al.  64×64 Pixels General Purpose Digital Vision Chip , 2001, VLSI-SOC.

[3]  Tadashi Shibata,et al.  A Pixel-Parallel Self-Similitude Processing for Multiple-Resolution Edge-Filtering Analog Image Sensors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. Paindavoine,et al.  A 10 000 fps CMOS Sensor With Massively Parallel Image Processing , 2008, IEEE Journal of Solid-State Circuits.

[5]  Bin Wang,et al.  Mixed signal SIMD cellular processor array vision chip operating at 30,000 fps , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[6]  I. Ishii,et al.  Development of High-resolution Digital Vision Chip Based on CFPE Architecture , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[7]  S. Espejo,et al.  A 1000 FPS at 128/spl times/128 vision processor with 8-bit digitized I/O , 2004, IEEE Journal of Solid-State Circuits.

[8]  Amine Bermak,et al.  A DPS array with programmable resolution and reconfigurable conversion time , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Peiman Aliparast,et al.  A current mode active pixel with high sensitivity pinned PD in standard CMOS process for smart image sensors , 2013, Microelectron. J..

[10]  Idaku Ishii,et al.  A digital vision chip specialized for high-speed target tracking , 2003 .

[11]  Piotr Dudek,et al.  A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  David Stoppa,et al.  A CMOS image sensor with programmable pixel-level analog processing , 2005, IEEE Transactions on Neural Networks.

[13]  Wancheng Zhang,et al.  A Programmable Vision Chip Based on Multiple Levels of Parallel Processors , 2011, IEEE Journal of Solid-State Circuits.

[14]  Piotr Dudek,et al.  A general-purpose vision processor with 160×80 pixel-parallel SIMD processor array , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[15]  F. Roy,et al.  CMOS image sensor: Process impact on dark current , 2014, 2014 IEEE International Reliability Physics Symposium.

[16]  Nanjian Wu.  High speed CMOS vision chips , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[17]  Stanislaw Szczepanski,et al.  An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Wancheng Zhang,et al.  A Programmable SIMD Vision Chip for Real-Time Vision Applications , 2008, IEEE Journal of Solid-State Circuits.

[19]  Piotr Dudek,et al.  ASPA: Focal Plane digital processor array with asynchronous processing capabilities , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[20]  Eugenio Culurciello,et al.  Tri-Mode Smart Vision Sensor With 11-Transistors/Pixel for Wireless Sensor Networks , 2013, IEEE Sensors Journal.