A Review on Pipe Line Analog to Digital Converter using 0.18µm CMOS Technology

This work describes a 12-bit pipeline ADC (Analog-toDigital Converter) for CMOS (Complementary Metal Oxide Semiconductor) that is implemented in a TSMC 0.18μm CMOS process. The proposed ADC utilizes the Threshold Inverter Quantization (TIQ) technique that uses two cascaded CMOS inverters as a comparator. the TIQ flash ADC achieves high speed, small size, low power consumption, and low voltage operation compared to other ADCs The sample and hold circuit have high Sampling rate. This Design is implemented and Fabricated in TSMC 0.18μm CMOS verified on the LT SPICE in 0.18μm Technology.

[1]  Tingting Chen,et al.  Improved power scaling issue for pipeline ADC , 2007, 2007 International Symposium on Intelligent Signal Processing and Communication Systems.

[2]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  A. Arbel,et al.  Fast ADC , 1975, IEEE Transactions on Nuclear Science.

[4]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[6]  J. Arias,et al.  Low-power pipeline ADC for wireless LANs , 2004, IEEE Journal of Solid-State Circuits.

[7]  R. Roovers,et al.  A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter , 1996 .

[8]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[9]  S. Sinha,et al.  A pipeline analogue to digital converter in 0.35 μm CMOS , 2007, EUROCON 2007 - The International Conference on "Computer as a Tool".