Advanced modeling technique for bandpass continuous-time delta-sigma modulators

Transistor-level simulations of complex circuits such as delta-sigma modulators (DSMs) that are used to generate highly accurate results are time consuming because of the nonlinear and switched nature of such systems. Therefore, high-level system modeling is required to reduce the simulation time and allow for effective initial design or successive iterations between system-level and transistor-level simulations. Accordingly, a precise behavioral modeling technique for radiofrequency (RF) continuous time (CT) DSM is presented. The main contribution of this work is the differential nature of the RF CT-DSM model in MATLAB such that is it suited for co-simulation in a circuit simulator environment. The modeling technique and simulation methodology are demonstrated toward the implementation of a 4th order RF CT-DSM in MATLAB/SIMULINK environment and a description for each block is provided.

[1]  R. Sobot,et al.  Behavioral modeling of continuous time /spl Delta//spl Sigma/ modulators , 2003, Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling and Simulation.

[2]  A. Susin,et al.  Behavioral modeling of continuous-time ΣΔ modulators in matlab/simulink , 2013, 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS).

[3]  L. Fanucci,et al.  Sigma delta ADC design using Verilog-A , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[4]  S.P. Voinigescu,et al.  A 1 GHz Bandwidth Low-Pass $\Delta \Sigma$ ADC With 20–50 GHz Adjustable Sampling Rate , 2009, IEEE Journal of Solid-State Circuits.

[5]  Andrea Baschirotto,et al.  Modeling sigma-delta modulator non-idealities in SIMULINK(R) , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Andreas Wiesbauer,et al.  Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Fan Zhang,et al.  A circuit based behavioral modeling of Continuous-Time Sigma Delta modulators , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[8]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[9]  P. Schvan,et al.  Low-Voltage Topologies for 40-Gb/s Circuits in Nanoscale CMOS , 2007, IEEE Journal of Solid-State Circuits.