A segmental bus-invert coding method for instruction memory data bus power efficiency
暂无分享,去创建一个
[1] Peter Petrov,et al. Low-power instruction bus encoding for embedded processors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Jorg Henkel,et al. A/sup 2/BC: adaptive address bus coding for low power deep sub-micron designs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[3] Mircea R. Stan,et al. Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[4] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[5] Luca Benini,et al. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.
[6] Jörg Henkel,et al. A dictionary-based en/decoding scheme for low-power data buses , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[7] Jörg Henkel,et al. Code compression for low power embedded system design , 2000, Proceedings 37th Design Automation Conference.
[8] Kiyoung Choi,et al. Partial bus-invert coding for power optimization of application-specific systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[9] Chi-Ying Tsui,et al. Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.
[10] A. Wolfe,et al. Executing Compressed Programs On An Embedded RISC Architecture , 1992, [1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25.
[11] Naresh R. Shanbhag,et al. A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[12] Kaushik Roy,et al. Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[13] Jörg Henkel,et al. Approximate arithmetic coding for bus transition reduction in low power designs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Yoshinori Takeuchi,et al. PEAS-III: an ASIP design environment , 2000, Proceedings 2000 International Conference on Computer Design.