论文信息 - PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio

PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio

In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which the advantages of both PFDs can be combined. The sequential PFD has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by operating the appropriate PFD connected to the well-adjusted charge pump and regulating the ratio of loop bandwidth to input frequency during the acquisition process, an unlimited error detection range, a high frequency operation, a reduced dead zone and a higher speed lock-up time can be achieved. This structure can improve the trade-off between acquisition behaviour and locked behaviour. The proposed PLL structure is designed to use 1.5 μm CMOS technology with 5 V supply voltage.

Youngshin Woo | Young Min Jang | Man Young Sung

[1] Hiroshi Shibata,et al. A 1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase-Locked Loop with Precharge Type Phase-Frequency Detector , 1995 .

[2] Shigeki Obote,et al. PLL Frequency Synthesizer with Multi-Phase Detector (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa) , 1999 .

[3] Wonchan Kim,et al. Charge pump boosting technique for power noise immune high-speed PLL implementation , 1998 .

[4] Shigeki Obote,et al. PLL Frequency Synthesizer with Multi-Phase Detector , 1997 .

[5] H. O. Johansson,et al. A simple precharged CMOS phase frequency detector , 1998, IEEE J. Solid State Circuits.

[6] Robert G. Meyer,et al. Frequency limitations of a conventional phase-frequency detector , 1990 .

[8] Hyung-Kyu Lim,et al. A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL , 1997 .

[9] Y. Bar-Ness,et al. Optimal Design of PLL with Two Separate Phase Detectors , 1981, IEEE Trans. Commun..

[10] Charles G. Sodini,et al. A 200 MHz CMOS phase-locked loop with dual phase detectors , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11] Kenji Taniguchi,et al. A Low Power 622MHz CMOS Phase-Locked Loop with Source Coupled VCO and Dynamic PFD (Special Section of Papers Selected from ITC-CSCC'96) , 1997 .