Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations

In recent publications the drain-induced barrier-lowering (DIBL) effect has been included in the determination of the drain current of short-channel MOSFET's by way of analytical expressions. The validity of these published expressions has not been verified so far for small-geometry devices of different parameters. Further, the relationship between the threshold voltage shift and the barrier lowering due to the DIBL effect has not been clarified in the literature. In our present paper we carried a detailed study of the drain-induced barrier lowering in ion-implanted 1-µm VLSI MOSFET devices, leading to a better understanding and clarification of the fundamental mechanisms involved in the DIBL variation and its effect on the threshold voltage and subthreshold current. Further, we found that the calculated DIBL parameters of the analytical model reported in the literature do not agree with the numerically computed values. Hence we determined a set of new geometry parameters η andB/Afor the DIBL threshold relationship that can be used with the analytical model. Our work stresses the necessity of the use of two-dimensional numerical simulations when accurate evaluation of the DIBL effect in short-channel MOSFET's is required. Also, our results should be useful for calibrating existing analytical MOSFET models. In addition, our data and method could be used as a design tool for performance optimization of micrometer and submicrometer devices.

[1]  T. Toyabe,et al.  Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis , 1979, IEEE Transactions on Electron Devices.

[2]  R. M. Swanson,et al.  Fundamental performance limits of MOS integrated circuits , 1975 .

[3]  S. Liu,et al.  Small-signal MOSFET models for analog circuit design , 1982 .

[4]  R. Troutman,et al.  Subthreshold characteristics of insulated-gate field-effect transistors , 1973 .

[5]  J.S. Fu,et al.  Dominant subthreshold conduction paths in short-channel MOSFET's , 1984, IEEE Transactions on Electron Devices.

[6]  H. Masuda,et al.  Characteristics and limitation of scaled-down MOSFET's due to two-dimensional field effect , 1979, IEEE Transactions on Electron Devices.

[7]  R. Troutman,et al.  Ion-implanted threshold tailoring for insulated gate field-effect transistors , 1977, IEEE Transactions on Electron Devices.

[8]  Hee-Gook Lee,et al.  A simple and accurate method to measure the threshold voltage of an enhancement-mode MOSFET , 1982, IEEE Transactions on Electron Devices.

[9]  S.G. Chamberlain,et al.  A calibrated model for the subthreshold operation of a short channel MOSFET including surface states , 1979, IEEE Journal of Solid-State Circuits.

[10]  B. Hoefflinger,et al.  A parametric short-channel MOS transistor model for subthreshold and strong inversion current , 1984, IEEE Journal of Solid-State Circuits.

[11]  K. N. Ratnakumar,et al.  Short-channel MOST threshold voltage model , 1982 .

[12]  G.T. Wright.  A simple and continuous MOSFET model , 1985, IEEE Transactions on Electron Devices.

[13]  Robert W. Dutton,et al.  Nonplanar VLSI device analysis using the solution of Poisson's equation , 1980 .

[14]  B. Eitan,et al.  Surface conduction in short-channel MOS devices as a limitation to VLSI scaling , 1982, IEEE Transactions on Electron Devices.

[15]  James D. Meindl,et al.  Performance limits of CMOS ULSI , 1985 .

[16]  S. G. Chamberlain,et al.  Three-dimensional simulation of VLSI MOSFET's: The three-dimensional simulation program WATMOS , 1982 .

[17]  R. R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979 .

[18]  R.H. Dennard,et al.  1 µm MOSFET VLSI technology: Part II—Device designs and characteristics for high-performance logic applications , 1979, IEEE Transactions on Electron Devices.

[19]  F. D. L. Moneda.  Threshold voltage from numerical solution of the two-dimensional MOS transistor , 1973 .

[20]  Daniele D. Caviglia,et al.  CAD model for threshold and subthreshold conduction in MOSFETs , 1982 .