Switch-level modeling of transistor-level stuck-at faults

Two new switch-level algorithms with efficient management of unknown values are evaluated with respect to their fault modeling capability. The degradation of confidence in fault detection measures owing to unknown (X) output values is discussed and a strategy to quantify this uncertainty is proposed. It is demonstrated that this uncertainty can be decreased significantly when the node model is extended to include two resistances.

[1]  Robert I. Damper,et al.  Physical faults in MOS circuits and their coverage by different fault models , 1988 .

[2]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[3]  Peter Lidén,et al.  Transistor Fault Coverage for Self-Testing CMOS Checkers , 1992, Proceedings International Test Conference 1992.

[4]  Ibrahim N. Hajj,et al.  Simulation of physical faults in VLSI circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[5]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[6]  Anura P. Jayasumana,et al.  Limitations of switch level analysis for bridging faults , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Randal E. Bryant,et al.  COSMOS: a compiled simulator for MOS circuits , 1987, DAC '87.

[8]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  John P. Hayes,et al.  Pseudo-Boolean Logic Circuits , 1986, IEEE Transactions on Computers.

[10]  Jacob A. Abraham,et al.  A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[12]  D. M. Miller,et al.  Exhaustive testing of stuck-open faults in CMOS combinational circuits , 1988 .

[13]  P. Liden,et al.  Efficient modeling of switch-level networks containing undetermined logic node states , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[14]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[15]  D. Gobovic,et al.  Fault simulation in CMOS VLSI circuits , 1991 .

[16]  Peter Lidén,et al.  Modeling of Intermediate Node States in Switch-Level Networks , 1994, 31st Design Automation Conference.