HW/SW co-design for multi-core system on ESL virtual platform

Multi-core system and the associated software parallelization techniques have become one of the major trends of SoC design. A multi-core system with high hardware efficiency and software parallelism has the potential of achieving higher system performance and lower power consumption. This paper reveals how system performance prediction and analysis for multi-core system can be done at early design stage before having implemented the real chip by adopting ESL design methods and virtual platform techniques that has high timing accuracy and simulation speed. Based on the multi-core ESL virtual platform, we have performed one to eight DSP-cores system performance analysis and obtained the performance trend observation. Moreover, the software parallelization experiments to observe the performance improvement are explored.

[1]  Franco Fummi,et al.  A HW/SW co-simulation framework for the verification of multi-CPU systems , 2008, 2008 IEEE International High Level Design Validation and Test Workshop.

[2]  Pierre G. Paulin,et al.  Multicore design is the challenge! What is the solution? , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[3]  Dev Pradhan.  Multicore processors bring innovation to medical imaging , 2010 .

[4]  Petru Eles,et al.  Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[5]  Ben H. H. Juurlink,et al.  Parallel Scalability of Video Decoders , 2009, J. Signal Process. Syst..

[6]  Yuan-Hua Chu,et al.  Overview of ITRI PAC project - from VLIW DSP processor to multicore computing platform , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[7]  Shau-Yin Tseng,et al.  System Performance Analyses on PAC Duo ESL Virtual Platform , 2009, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing.

[8]  Jen-Chieh Yeh,et al.  An accurate system architecture refinement methodology with mixed abstraction-level virtual platform , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[9]  Rainer Leupers,et al.  A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms , 2005, Design, Automation and Test in Europe.