论文信息 - High performance VLSI modules for division and square root

High performance VLSI modules for division and square root

Abstract This paper presents a new full parallel circuit for square root extraction based on a modified nonrestoring algorithm. These modifications make it possible to avoid auxiliary systems for the identification of exceptions, such as the zero partial remainder. Moreover, a combined division/square root circuit, with zero latency cycles during operation mode changes, is proposed. Both architectures are structured as pipelined cellular arrays in which carry-select adders are used in order to improve performance. Because non-redundant arithmetic is used, no additional conversion circuitry is required. The achievable performances make the proposed architectures suitable for high speed digital signal processors.

[1] Peter B. Denyer,et al. VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[2] Pasquale Corsonello,et al. Design and demonstration of high throughput square rooting circuit , 1996 .

[3] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .

[4] Marco Mezzalama,et al. Survey of Square Rooting Algorithms , 1990 .

[5] M. Ercegovac,et al. Division and Square Root: Digit-Recurrence Algorithms and Implementations , 1994 .

[6] Roger Woods,et al. High performance VLSI architecture for division and square root , 1991 .

[7] Dharma P. Agrawal. High-Speed Arithmetic Arrays , 1979, IEEE Transactions on Computers.

[8] Gilda Schirinzi,et al. Design and demonstration of a real time processor for one-bit coded SAR signals , 1996 .

[9] A. E. Bashagha,et al. Radix digit-serial pipelined divider/square-root architecture , 1994 .

[10] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .

[11] Peter F. Corbett,et al. Digit-serial processing techniques , 1990 .

[12] Gregory B. Zyner,et al. 167 MHz radix-8 divide and square root using overlapped radix-2 stages , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.