Lossless image compression algorithm and hardware architecture for bandwidth reduction of external memory

In high definition (HD) video coders, huge memory access bandwidth is the major throughput bottleneck. Lossless embedded compression is an efficient solution to alleviate the bandwidth burden, in which image are compressed before writing into local memory and decompressed after retrieving from local memory. This study proposes a hardware-oriented lossless image compression algorithm, supporting block and line random access flexibly for adapting diverse hardware video codec architectures. The major contributions are characterised as follows. First, block or pixel-level adaptive prediction is proposed to fully utilise the image spatial correlation by employing adaptive mode decision. Second, multiple-range semi-fixed (SF) variable length coding (VLC) is employed to describe the prediction residue, and adaptive block size selection is employed for SF VLC to fully utilise the statistical redundancy. In addition, Huffman VLC is further employed to represent the control syntax elements. Third, four-stage pipeline hardware architecture is proposed to implement the proposed algorithm. Simulation results show that the proposed algorithm achieves competitive rate compression performance compared with reference algorithms. The proposed hardware architecture is verified supporting real-time processing for quad-HD videos at the frequency of 166 MHz. The proposed work achieves reducing memory access bandwidth by ~55.2%, which is useful for hardwired video coding.

[1]  Nasir D. Memon,et al.  Context-based, adaptive, lossless image coding , 1997, IEEE Trans. Commun..

[2]  Youn-Long Lin,et al.  Reference frame access optimization for ultra high resolution H.264/AVC decoding , 2008, 2008 IEEE International Conference on Multimedia and Expo.

[3]  Liang-Gee Chen,et al.  Level C+ data reuse scheme for motion estimation with corresponding coding orders , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  Madhukar Budagavi,et al.  Memory Bandwidth and Power Reduction Using Lossy Reference Frame Compression in Video Encoding , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Yin-Tsung Hwang,et al.  A Low-Complexity Embedded Compression Codec Design With Rate Control for High-Definition Video , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  Satoshi Goto,et al.  A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec , 2014, IEEE Transactions on Multimedia.

[7]  Yu-Hsuan Lee,et al.  A 6.4 Gbit/s Embedded Compression Codec for Memory-Efficient Applications on Advanced-HD Specification , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Peter H. N. de With,et al.  Bandwidth reduction for video processing in consumer systems , 2001, IEEE Trans. Consumer Electron..

[9]  Gary J. Sullivan,et al.  Introduction to the Special Issue on HEVC Extensions and Efficient HEVC Implementations , 2016, IEEE Trans. Circuits Syst. Video Technol..

[10]  Yang Song,et al.  A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P , 2007, 2007 IEEE Symposium on VLSI Circuits.

[11]  Hai Bing Yin,et al.  An Efficient Lossless Image Compression Algorithm for External Memory Bandwidth Saving , 2014, 2014 Data Compression Conference.

[12]  Satoshi Goto,et al.  A 530 Mpixels/s 4096x2160@60fps H.264/AVC High Profile Video Decoder Chip , 2011, IEEE Journal of Solid-State Circuits.

[13]  Yu-Hsuan Lee,et al.  Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Tae Young Lee,et al.  A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders , 2003, IEEE Trans. Circuits Syst. Video Technol..

[15]  Dajiang Zhou,et al.  An SDRAM controller optimized for high definition video coding application , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[16]  Satoshi Goto,et al.  A lossless frame recompression scheme for reducing DRAM power in video encoding , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[17]  Chong-Min Kyung,et al.  A Lossless Embedded Compression Using Significant Bit Truncation for HD Video Coding , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[18]  Liang-Gee Chen,et al.  Multimode Embedded Compression Codec Engine for Power-Aware Video Coding System , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Wen Gao,et al.  A Hardware-Efficient Multi-Resolution Block Matching Algorithm and its VLSI Architecture for High Definition MPEG-Like Video Encoders , 2010, IEEE Transactions on Circuits and Systems for Video Technology.

[20]  Sang-Heon Lee,et al.  Lossless frame memory recompression for video codec preserving random accessibility of coding unit , 2009, IEEE Transactions on Consumer Electronics.

[21]  Yibo Fan,et al.  In-Block Prediction-Based Mixed Lossy and Lossless Reference Frame Recompression for Next-Generation Video Encoding , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[22]  Jiun-In Guo,et al.  A Dynamic Quality-Adjustable H.264 Video Encoder for Power-Aware Video Applications , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[23]  Zhenyu Liu,et al.  Lossless Frame Memory Compression Using Pixel-Grain Prediction and Dynamic Order Entropy Coding , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[24]  Youn-Long Lin,et al.  A Hybrid Algorithm for Effective Lossless Compression of Video Display Frames , 2012, IEEE Transactions on Multimedia.

[25]  Hoon Yoo,et al.  A low complexity and lossless frame memory compression for display devices , 2008, IEEE Transactions on Consumer Electronics.

[26]  Guillermo Sapiro,et al.  The LOCO-I lossless image compression algorithm: principles and standardization into JPEG-LS , 2000, IEEE Trans. Image Process..

[27]  Chein-Wei Jen,et al.  On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture , 2002, IEEE Trans. Circuits Syst. Video Technol..