Impact of deep p-well structure on single event latchup in bulk CMOS
暂无分享,去创建一个
[1] G. Gasiot,et al. Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.
[2] Paul E. Dodd,et al. Neutron-induced latchup in SRAMs at ground level , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..
[3] G. Bruguier,et al. Single particle-induced latchup , 1996 .
[4] B. L. Bhuva,et al. Effectiveness of SEL Hardening Strategies and the Latchup Domino Effect , 2012, IEEE Transactions on Nuclear Science.
[5] Masanori Hashimoto,et al. Exploring Well-Configurations for Minimizing Single Event Latchup , 2014, IEEE Transactions on Nuclear Science.
[6] W. Shockley. Problems related to p-n junctions in silicon , 1961 .
[7] Michael Nicolaidis. A low-cost single-event latchup mitigation scheme , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).
[8] H. Nakashima,et al. PHITS: Particle and Heavy Ion Transport code System, Version 2.23 , 2010 .
[9] T. Uemura,et al. Preventing single event latchup with deep P-well on P-substrate , 2014, 2014 IEEE International Reliability Physics Symposium.