A digital-to-frequency synthesizer with clock dithering

A digital-to-frequency synthesizer that can instantaneously generate a large range of frequencies and handle large-N frequency synthesis is presented. This methodology employs minimum analog circuitry and maintains high performance. In addition, a clock dithering technique is introduced to modify the output clock frequency spectrum in situations where lower electromagnetic interference is required. This design was fabricated using a 0.13 μm CMOS process. This paper discusses the theoretical background, design, and measurement results of the frequency synthesizer.

[1]  Liming Xiu,et al.  A "flying-adder" architecture of frequency and phase synthesis with scalability , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Ping Gui,et al.  A low-jitter digital-to-frequency converter based frequency multiplier with large N , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[3]  Ching-Che Chung,et al.  A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications , 2006 .

[4]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[5]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[6]  Jaeha Kim,et al.  Adaptive supply serial links with sub-1 V operation and per-pin clock recovery , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Sung-Mo Kang,et al.  Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[9]  Shen-Iuan Liu,et al.  A spread-spectrum clock generator with triangular modulation , 2003 .

[10]  Chulwoo Kim,et al.  A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling , 2006, IEEE Journal of Solid-State Circuits.

[11]  Liming Xiu.  Some open issues associated with the new type of component: digital-to-frequency converter [Open Column] , 2008, IEEE Circuits and Systems Magazine.

[12]  Liming Xiu.  The concept of time-average-frequency and mathematical analysis of flying-adder frequency synthesis architecture , 2008, IEEE Circuits and Systems Magazine.

[13]  Liming Xiu.  Nanometer Frequency Synthesis Beyond the Phase-Locked Loop: Xiu/Nanometer Frequency Synthesis , 2012 .

[14]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[15]  D. E. Phillips,et al.  Spurious Suppression in Direct Digital Synthesizers , 1981 .

[16]  Liming Xiu.  A Flying-Adder PLL technique enabling novel approaches for video/graphic applications , 2008, IEEE Transactions on Consumer Electronics.

[17]  Simon Damphousse,et al.  All Digital Spread Spectrum Clock Generator for EMI Reduction , 2006, IEEE Journal of Solid-State Circuits.

[18]  T. Morie,et al.  A 125–1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration , 2009, IEEE Journal of Solid-State Circuits.

[20]  Ching-Yuan Yang,et al.  A Delta-Sigma PLL-Based Spread-Spectrum Clock Generator With a Ditherless Fractional Topology , 2009, IEEE Trans. Circuits Syst. I Regul. Pap..

[21]  Gabriele Manganaro,et al.  A triple 8b, 80MSPS 3.3 V graphics digitizer , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[22]  Liming Xiu.  Nanometer frequency synthesis beyond phase-locked loop , 2012 .

[23]  Paul-Peter Sotiriadis,et al.  Theory of Flying-Adder Frequency Synthesizers—Part II: Time- and Frequency-Domain Properties of the Output Signal , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Jaeha Kim,et al.  Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[25]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .