Neural-ILT: Migrating ILT to Neural Networks for Mask Printability and Complexity Co-optimization

Optical proximity correction (OPC) for advanced technology node now has become extremely expensive and challenging. Conventional model-based OPC encounters performance degradation and large process variation, while aggressive approach such as inverse lithography technology (ILT) suffers from large computational overhead for both mask optimization and mask writing processes. In this paper, we developed Neural-ILT, an end-to-end learning-based OPC framework, which literally conducts mask prediction and ILT correction for a given layout in a single neural network, with the objectives of (1) mask printability enhancement, (2) mask complexity optimization and (3) flow acceleration. Quantitative results show that, comparing to the state-of-the-art (SOTA) learning-based OPC solution and conventional ILT flow, Neural-ILT can achieve 30× ∼ 70× turn around time (TAT) speedup with lower mask complexity and comparable mask printability. We believe this work could arouse the interests of bridging well-developed deep learning toolkits to GPU-based high-performance lithographic computations to achieve groundbreaking performance boosting on various computational lithography-related tasks.

[1]  Aki Fujimura,et al.  How curvilinear mask patterning will enhance the EUV process window: a study using rigorous wafer+mask dual simulation , 2019, Photomask Japan.

[2]  Wei Ye,et al.  LithoGAN : End-to-End Lithography Modeling with Generative Adversarial Networks , 2019 .

[3]  Xuan Zeng,et al.  Faster Region-based Hotspot Detection , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[4]  Ilhami H. Torunoglu,et al.  A GPU-based full-chip inverse lithography solution for random patterns , 2010, Advanced Lithography.

[5]  Andrew B. Kahng,et al.  Benchmarking of Mask Fracturing Heuristics , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Jhih-Rong Gao,et al.  A unified framework for simultaneous layout decomposition and mask optimization , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  Yu-Hsuan Su,et al.  Fast Lithographic Mask Optimization Considering Process Variation , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  E. Lam,et al.  Level-set-based inverse lithography for mask synthesis using the conjugate gradient and an optimal time step , 2013 .

[9]  Evangeline F. Y. Young,et al.  A fast machine learning-based mask printability predictor for OPC acceleration , 2019, ASP-DAC.

[10]  Wei Zhong,et al.  VLSI Mask Optimization: From Shallow To Deep Learning , 2019, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  Frank Liu,et al.  An efficient mask optimization method based on homotopy continuation technique , 2011, 2011 Design, Automation & Test in Europe.

[12]  Wolfgang Demmerle,et al.  EUV computational lithography using accelerated topographic mask simulation , 2019, Advanced Lithography.

[13]  Guangming Xiao,et al.  ILT optimization of EUV masks for sub-7nm lithography , 2017, European Mask and Lithography Conference.

[14]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[15]  Yuzhe Ma,et al.  GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[16]  H. H. Hopkins,et al.  The concept of partial coherence in optics , 1951, Proceedings of the Royal Society of London. Series A. Mathematical and Physical Sciences.

[17]  Jan Kautz,et al.  Unsupervised Image-to-Image Translation Networks , 2017, NIPS.

[18]  David Z. Pan,et al.  EPIC: Efficient prediction of IC manufacturing hotspots with a unified meta-classification formulation , 2012, 17th Asia and South Pacific Design Automation Conference.

[19]  Evangeline F. Y. Young,et al.  Layout hotspot detection with feature tensor generation and deep biased learning , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  W. Marsden I and J , 2012 .

[22]  Evangeline F. Y. Young,et al.  An efficient layout decomposition approach for Triple Patterning Lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[23]  Wei Zhong,et al.  A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Evangeline F. Y. Young,et al.  A robust approach for process variation aware mask optimization , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[25]  David Z. Pan,et al.  MOSAIC: Mask optimizing solution with process window aware inverse correction , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[26]  Sani R. Nassif,et al.  ICCAD-2013 CAD contest in mask optimization and benchmark suite , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[27]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[28]  Evangeline F. Y. Young,et al.  Simultaneous template optimization and mask assignment for DSA with multiple patterning , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[29]  Thomas Brox,et al.  U-Net: Convolutional Networks for Biomedical Image Segmentation , 2015, MICCAI.

[30]  Shigeki Nojima,et al.  Data Efficient Lithography Modeling With Transfer Learning and Active Data Selection , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Evangeline F. Y. Young,et al.  FIT: Fill Insertion Considering Timing , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).