A Noise-shaping SAR Assisted MASH 2-1 Sigma-Delta Modulator

This paper presents a noise-shaping SAR assisted MASH 2-1 sigma-delta modulator (SDM). To implement a SDM with high resolution and high speed, the resolution of the quantizer and the noise-shaping order must rise with a low oversampling ratio (OSR). Based on the proposed MASH structure, the noise-shaping order can be raised, and also the number of OPAMPs and the mismatch effect among different stages can be reduced. Furthermore, two quantizers in the proposed MASH structure are combined into a noise-shaping quantizer for easy implementation. The proof-of-concept prototype was fabricated in TSMC 90-nm CMOS technology. At 1.0V supply, sampling rate of 80-MS/s, bandwidth of 3.333 MHz, the prototype achieves 71.44 dB SNDR. Besides, the slope of it verifies the almost 3rd noise-shaping successfully.

[1]  Skyler Weaver,et al.  A 66dB SNDR 15MHz BW SAR assisted ΔΣ ADC in 22nm tri-gate CMOS , 2013, 2013 Symposium on VLSI Circuits.

[2]  Un-Ku Moon,et al.  A 5MHz BW 70.7dB SNDR noise-shaped two-step quantizer based ΔΣ ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[3]  Michael P. Flynn,et al.  A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[4]  Tsung-Hsien Lin,et al.  An 8.5MHz 67.2dB SNDR CTDSM with ELD compensation embedded twin-T SAB and circular TDC-based quantizer in 90nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[5]  Anthony Chan Carusone,et al.  A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAs , 2012, IEEE Journal of Solid-State Circuits.

[6]  Michael P. Flynn,et al.  A 90MS/s 11MHz bandwidth 62dB SNDR noise-shaping SAR ADC , 2012, 2012 IEEE International Solid-State Circuits Conference.