Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory

The impact of linear correlation between lognormal distribution grain size mean and sigma along the polysilicon channel on threshold voltage (Vth) variability has been investigated in three dimensional (3D) NAND flash. The variety of grain size mean and sigma results in the unstable Vth variability. To obtain a stable Vth distribution with various grain size mean, the grain size mean dependent Vth variability sensitivity to the grain size sigma was used to optimize the linear correlation between grain size mean and sigma via TCAD simulation. The optimized linear correlation with stable Vth variability is obtained except for the “unbalance region” affected by the combination of grain boundaries and positions with these grain size mean and sigma values resulting in the slightly shrinking Vth variability. Our results strongly suggest that this approach could guide the direction of polysilicon crystallization optimization to obtain stable Vth distribution with the predicted linear correlation between grain size mean and sigma.

[1]  Xingqi Zou,et al.  Simulation on threshold voltage of L-shaped bottom select transistor in 3D NAND flash memory , 2016, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[2]  A. Hikavyy,et al.  Experimental and theoretical verification of channel conductivity degradation due to grain boundaries and defects in 3D NAND , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[3]  Guoxing Chen,et al.  Investigation of Cycling-Induced Dummy Cell Disturbance in 3D NAND Flash Memory , 2018, IEEE Electron Device Letters.

[4]  R. Degraeve,et al.  MOVPE In1−xGaxAs high mobility channel for 3-D NAND memory , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[5]  R. Degraeve,et al.  Quantitative and predictive model of reading current variability in deeply scaled vertical poly-Si channel for 3D memories , 2012, 2012 International Electron Devices Meeting.

[6]  Niccolò Righetti,et al.  2D vs 3D NAND technology: Reliability benchmark , 2017, 2017 IEEE International Integrated Reliability Workshop (IIRW).

[7]  R. Bergmann,et al.  Formation of polycrystalline silicon with log-normal grain size distribution , 1998 .

[8]  Bing-Yue Tsui,et al.  Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND Flash memory using double-gate thin-film transistor (TFT) device , 2012, 2012 International Electron Devices Meeting.

[9]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  J. Lisoni,et al.  Feasibility of InxGa1–xAs High Mobility Channel for 3-D NAND Memory , 2017, IEEE Transactions on Electron Devices.

[11]  A. Hikavyy,et al.  Trap Reduction and Performances Improvements Study after High Pressure Anneal Process on Single Crystal Channel 3D NAND Devices , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).