A switched-source-impedance (SSI) CMOS circuit is proposed as a means of reducing the exponential increase of subthreshold current with threshold-voltage scaling. Inserting a switched impedance at the source of a MOS transistor reduces the standby subthreshold current of giga-scale LSI's operating at room temperature by three to four orders of magnitude and suppresses the current variation caused by threshold-voltage and temperature fluctuations. The scheme is applicable to any combinational and sequential CMOS logic circuits as long as their standby node voltages are predictable. The standby current of a 16-Gb DRAM is expected to be reduced from 1.1 A to 0.29 mA using this scheme. Hence, battery backup of giga-scale LSI's will be possible even at room temperature and above. >
[1]
Richard C. Jaeger,et al.
Low Temperature Microelectronics
,
1990
.
[2]
Kiyoo Itoh.
Reviews and Prospects of Deep Sub-Micron DRAM Technology
,
1991
.
[3]
S. M. Sze,et al.
Physics of semiconductor devices
,
1969
.
[4]
Masashi Horiguchi,et al.
256 Mb DRAM technologies for file applications
,
1993,
1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[5]
K. Kajigaya,et al.
A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier
,
1990,
Digest of Technical Papers., 1990 Symposium on VLSI Circuits.