On the Simulation of Time-Triggered Systems on a Chip with BIP

In this report, we present functional models for software and hardware components of Time-Triggered Systems on a Chip (TTSoC). These are modeled in the asynchronous component based language BIP. We demonstrate the usability of our components for simulation of software which is developed for the TTSoC. Our software comprises services and an application part. Our approach allows us to simulate and validate aspects of the software system at an early stage in the development process and without the need to have the TTSoC hardware at hand.

[1]  Joseph Sifakis,et al.  Modeling Heterogeneous Real-time Components in BIP , 2006, Fourth IEEE International Conference on Software Engineering and Formal Methods (SEFM'06).

[2]  Wolfgang Rosenstiel,et al.  The simulation semantics of SystemC , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Steve Vestal,et al.  The SAE Architecture Analysis & Design Language (AADL) a standard for engineering performance critical systems , 2006, 2006 IEEE Conference on Computer Aided Control System Design, 2006 IEEE International Conference on Control Applications, 2006 IEEE International Symposium on Intelligent Control.

[4]  Bran Selic.  Tutorial: an overview of UML 2 , 2006, ICSE '06.

[5]  Joseph Sifakis,et al.  D-Finder 2: Towards Efficient Correctness of Incremental Design , 2011, NASA Formal Methods.

[6]  Hermann Kopetz,et al.  Concepts of Switching in the Time-Triggered Network-on-Chip , 2008, 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[7]  Jan Olaf Blech,et al.  An Invariant Preserving Transformation for PLC Models , 2011, 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops.

[8]  Jan Olaf Blech,et al.  Verification of PLC Properties Based on Formal Semantics in Coq , 2011, SEFM.

[9]  Joseph Sifakis,et al.  The IF Toolset , 2004, SFM.

[10]  Lothar Thiele,et al.  Mapping Applications to Tiled Multiprocessor Embedded Systems , 2007, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007).

[11]  Bran Selic.  Tutorial: an overview of UML 2.0 , 2004, Proceedings. 26th International Conference on Software Engineering.

[12]  Luciano Lavagno,et al.  Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.

[13]  Edward A. Lee.  Disciplined heterogeneous modeling , 2010, MODELS'10.