Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors

In this paper, various circuit and system level design challenges for nanometer-scale devices and single-electron transistors are discussed, with an emphasis to the functional robustness and fault tolerance point of view. A set of general guidelines is identified for the design of very high-density digital systems using inherently unreliable and error-prone devices. The fundamental principles of a highly regular, redundant, and scalable design approach based on fixed-weight neural networks and multiple-valued logic are presented. It is demonstrated that the proposed design technique offers significantly improved immunity to permanent and transient faults occurring at the transistor level, and that it results in graceful degradation of circuit performance in response to device failures.

[1]  C. Wasshuber.  Computational Single-Electronics , 2001 .

[2]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[4]  C.J.M. Verhoeven,et al.  Single electron tunneling technology for neural networks , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[5]  S. Folling,et al.  Single-electron latching switches as nanoscale synapses , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).

[6]  Jaap Hoekstra,et al.  Programmable logic using a SET electron box , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[7]  J. Gautier,et al.  Few electron devices: towards hybrid CMOS-SET integrated circuits , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[8]  A. Toriumi,et al.  Programmable single-electron transistor logic for low-power intelligent Si LSI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[9]  Mircea R. Stan,et al.  CMOS/nano co-design for crossbar-based molecular electronic systems , 2003 .

[10]  Stamatis Vassiliadis,et al.  A linear threshold gate implementation in single electron technology , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[11]  John R. Tucker,et al.  Complementary digital logic based on the ``Coulomb blockade'' , 1992 .

[12]  H. Inokawa,et al.  A multiple-valued SRAM with combined single-electron and MOS transistors , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[13]  H. Inokawa,et al.  A multiple-valued logic with merged single-electron and MOS transistors , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[14]  Kaustav Banerjee,et al.  SET-based quantiser circuit for digital communications , 2002 .

[15]  A.M. Ionescu,et al.  A quasi-analytical SET model for few electron circuit simulation , 2002, IEEE Electron Device Letters.

[16]  Kenji Taniguchi,et al.  Monte Carlo Study of Single-Electronic Devices , 1994 .

[17]  Sorin Cotofana,et al.  Achieving fanout capabilities in single electron encoded logic networks , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[18]  Kenji Taniguchi,et al.  Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications , 1998 .

[19]  Jaap Hoekstra,et al.  Design philosophy for nanoelectronic systems, from SETs to neural nets , 2000 .

[20]  C. Pacha,et al.  Aspects of systems and circuits for nanoelectronics , 1997, Proc. IEEE.

[21]  Akira Fujiwara,et al.  Silicon single-electron devices and their applications , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[22]  Yoshihito Amemiya,et al.  Single-electron logic device based on the binary decision diagram , 1997 .

[23]  M. Forshaw,et al.  Architectures for reliable computing with unreliable nanodevices , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[24]  Yoshihito Amemiya,et al.  Single-Electron Logic Systems Based on the Binary Decision Diagram , 1998 .

[25]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[26]  Kaustav Banerjee,et al.  A SET quantizer circuit aiming at digital communication system , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).