A dual core power combining digital power amplifier for 802.11b/g/n with +26.8dBm linear output power in 28nm CMOS

This paper presents a digital power amplifier with two cores that are power combined for a Psat of +32.5dBm. Assisted by an on-chip digital pre-distortion, a transmitted output power of +26.8dBm for 802.11g 54 Mbps 64-QAM is achieved. This is the highest reported linear output power for a digital power amplifier designed for 802.11b/g/n applications in bulk 28nm CMOS. A total area of 0.36mm2 is used for the power amplifier cores and combiner. Drawing off of a 3.3V supply, this power amplifier has a drain efficiency of 21.2% at the maximum linear output power.

[1]  Peter M. Asbeck,et al.  Analysis and Design of Stacked-FET Millimeter-Wave Power Amplifiers , 2013, IEEE Transactions on Microwave Theory and Techniques.

[2]  Ockgoo Lee,et al.  A 2.4 GHz Fully Integrated Linear CMOS Power Amplifier With Discrete Power Control , 2009, IEEE Microwave and Wireless Components Letters.

[3]  Ali Hajimiri,et al.  A 2.4-GHz, 2.2-W, 2-V fully-integrated CMOS circular-geometry active-transformer power amplifier , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[4]  Ockgoo Lee,et al.  Power-Combining Transformer Techniques for Fully-Integrated CMOS Power Amplifiers , 2008, IEEE Journal of Solid-State Circuits.

[5]  Lawrence E. Larson,et al.  An integrated 33.5dBm linear 2.4GHz power amplifier in 65nm CMOS for WLAN applications , 2010, IEEE Custom Integrated Circuits Conference 2010.

[6]  Xiang Li,et al.  9.4 A 2×2 WLAN and Bluetooth combo SoC in 28nm CMOS with on-chip WLAN digital power amplifier, integrated 2G/BT SP3T switch and BT pulling cancelation , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[7]  Harish Krishnaswamy,et al.  A watt-level 2.4 GHz RF I/Q power DAC transmitter with integrated mixed-domain FIR filtering of quantization noise in 65 nm CMOS , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  Jan-Erik Mueller,et al.  A 31-dBm, high ruggedness power amplifier in 65-nm standard CMOS with high-efficiency stacked-cascode stages , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[9]  Yorgos Palaskas,et al.  A Transformer-Combined 31.5 dBm Outphasing Power Amplifier in 45 nm LP CMOS With Dynamic Power Control for Back-Off Power Efficiency Enhancement , 2012, IEEE Journal of Solid-State Circuits.