Floating Body RAM Technology and its Scalability to 32nm Node and Beyond
暂无分享,去创建一个
T. Ohsawa | T. Higashi | A. Nitayama | T. Hamamoto | N. Ikumi | K. Fujita | K. Hatsuda | T. Shino | M. Morikado | K. Inoh | N. Kusunoki | F. Matsuoka | Y. Kajitani | R. Fukuda | Y. Watanabe | Y. Minami | A. Sakamoto | J. Nishimura | M. Nakajima | T. Hamamoto | A. Nitayama | K. Inoh | T. Shino | Y. Minami | T. Ohsawa | F. Matsuoka | N. Kusunoki | Y. Watanabe | K. Fujita | M. Nakajima | T. Higashi | M. Morikado | A. Sakamoto | K. Hatsuda | R. Fukuda | Y. Kajitani | N. Ikumi | J. Nishimura | Naoki Kusunoki | Takashi Ohsawa | Nobuyuki Ikumi | Fumiyoshi Matsuoka | Yasuyuki Kajitani | Ryo Fukuda | Yoji Watanabe | Yoshihiro Minami | Jun Nishimura | Hiroomi Nakajima | Kazumi Inoh | Takeshi Hamamoto | Akihiro Nitayama
[1] Atsushi Sakamoto,et al. A floating body cell (FBC) fully compatible with 90nm CMOS technology(CMOS IV) for 128Mb SOI DRAM , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[2] Atsushi Sakamoto,et al. A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[3] Takashi Ohsawa,et al. A 333MHz random cycle DRAM using the floating body cell , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..