Floating Body RAM Technology and its Scalability to 32nm Node and Beyond

Technologies and improved performance of the floating body RAM are demonstrated. Reducing SOI thickness to 43nm, a 16Mb chip yield of 68% has been obtained. Device simulation proves that the floating body cell is scalable to the 32nm node keeping signal margin (threshold voltage difference) and data retention time constant

[1]  Atsushi Sakamoto,et al.  A floating body cell (FBC) fully compatible with 90nm CMOS technology(CMOS IV) for 128Mb SOI DRAM , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[2]  Atsushi Sakamoto,et al.  A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[3]  Takashi Ohsawa,et al.  A 333MHz random cycle DRAM using the floating body cell , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..