High speed regenerator-section terminating LSI operating up to 2.5 Gbit/s using 0.5 mu m Si bipolar standard-cell technology

A 2.5 Gbit/s 5.6 Kgate LSI for the STM-64 regenerator-section terminator was fabricated using bipolar standard-cell technology for gigabit per second operation. The technology features high performance cell design and LSI layout design based on an accurate timing analysis. The LSI achieves twice the bit rate and half the power dissipation of reported LSIs.

[1]  Yoshihiko Uematsu,et al.  Line terminating multiplexers for SDH optical networks , 1993 .

[2]  K. Kawai,et al.  A design methodology of bipolar standard cell LSIs for Gbit/s signal processing , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[3]  H. Ichino,et al.  0.5-/spl mu/m bipolar technology using a new base formation method: SST1C , 1993, 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[4]  Y. Yamabayashi,et al.  High-speed regenerator section terminating LSIs , 1993 .