Assessment of the merits of CMOS technology scaling for analog circuit design

Key device parameters such as drain current, transconductance, current factor, capacitance, etc. are linked to typical analog circuit level performance criteria, as a function of the CMOS technology node. Subsequently, speed and power implications for an analog-to-digital converter building block are estimated. Significant power efficiency improvements are predicted as a result of scaling to deep sub-micron technology nodes.

[1]  D.B.M. Klaassen,et al.  Compact modelling of pocket-implanted MOSFETs , 2001, 31st European Solid-State Device Research Conference.

[2]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[3]  M. Vertregt,et al.  Scalable high-speed analog circuit design , 2003 .

[4]  Marcel Pelgrom,et al.  CMOS technology for mixed signal ICs , 1997 .

[5]  Piet Wambacq,et al.  A Mixed-Signal Design Roadmap , 2001, IEEE Des. Test Comput..

[6]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .

[8]  R. van Langevelde,et al.  Designing outside rail constraints , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .