A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications

A new architecture for phase-locked-loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage, low power consumption, small chip area, fast frequency switching and high immunity of substrate noise. A prototype is designed for 1.5 V and consumes 30 mW. The total chip area is 0.9/spl times/1.1 mm/sup 2/. The settling time is less than 150 /spl mu/sec and the phase noise is -118 dBc/Hz at 600 KHz offset.

[1]  Bar-Giora Goldberg.  Digital Techniques in Frequency Synthesis , 1995 .

[2]  Behzad Razavi,et al.  Challenges in the design of frequency synthesizers for wireless applications , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[3]  Kenji Taniguchi,et al.  An implementation technique of dynamic CMOS circuit applicable to asynchronous/synchronous logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Kazuaki Takahashi,et al.  A direct conversion receiver utilizing a novel FSK demodulator and a low-power-consumption quadrature mixer , 1992, [1992 Proceedings] Vehicular Technology Society 42nd VTS Conference - Frontiers of Technology.

[5]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[6]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[8]  Howard C. Luong,et al.  A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers , 2001 .

[9]  Etsi Tc-Smg,et al.  European digital cellular telecommunications system (Phase 2); Radio transmission and reception (GSM 05.05) , 1994 .

[10]  Tsuneo Tsukahara,et al.  A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication , 1998 .

[11]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[12]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[13]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  Gabor C. Temes,et al.  Oversampling Delta Sigma Data Converters , 1991 .

[15]  Ali M. Niknejad,et al.  Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs , 1998, IEEE J. Solid State Circuits.

[16]  Howard C. Luong,et al.  2-V 900-MHz quadrature coupled LC oscillators with improved amplitude and phase matchings , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[17]  Kwok-Kei Kan,et al.  A 2-V 1.8-GHz fully-integrated CMOS frequency synthesizer for DCS-1800 wireless systems , 1999 .

[18]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[19]  A. Ali,et al.  A 900 MHz frequency synthesizer with integrated LC voltage-controlled oscillator , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.