论文信息 - Low Power MAC Unit for DSP Processor

Low Power MAC Unit for DSP Processor

Power dissipation is one of the most important design objectives in integrated circuit, after speed. Digital signal processing (DSP) circuits whose main building block is a Multiplier-Accumulator (MAC) unit. High speed and low power MAC unit is desirable for any DSP processor. This is because speed and throughput rate are always the concerns of DSP system. This paper explores the design of low power MAC unit with block enable technique to reduce power dissipation. The MAC unit is implemented using 130-nm CMOS process technology. The whole MAC chip is operated at 200 MHz with1.5V supply voltage. The result analysis shows that the power consumption is reduced by using block enable technique. Index Terms—Adders, block enable, CAD tools, low power, MAC, multipliers.

Debarshi Datta | Partha Mitra | Avisek Sen

[1] P. T. Vanathi,et al. A Novel Power Delay Optimized 32-bit Parallel Prefix Adder For High Speed Computing , 2009 .

[2] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[3] Tajul Hamimi Harun. High speed 8-bits x 8-bits Wallace Tree multiplier , 2007 .

[4] Simon Knowles,et al. A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[5] Shyh-Jye Jou,et al. A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design , 1995 .

[6] Chung-Kuan Cheng,et al. Constructing zero-deficiency parallel prefix adder of minimum depth , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..