This paper describes high performance single-chip FPGA implementations of the new Advanced Encryption Standard (AES) algorithm, Rijndael. The designs are implemented on the Virtex-E FPGA family of devices. FPGAs have proven to be very effective in implementing encryption algorithms. They provide more flexibility than ASIC implementations and produce higher data-rates than equivalent software implementations. A novel, generic, parameterisable Rijndael encryptor core capable of supporting varying key sizes is presented. The 192-bit key and 256-bit key designs run at data rates of 5.8 Gbits/sec and 5.1 Gbits/sec respectively. The 128-bit key encryptor core has a throughput of 7 Gbits/sec which is 3.5 times faster than similar existing hardware designs and 21 times faster than known software implementations, making it the fastest single-chip FPGA Rijndael encryptor core reported to date. A fully pipelined single-chip 128-bit key Rijndael encryptor/decryptor core is also presented. This design runs at a data rate of 3.2 Gbits/sec on a Xilinx Virtex-E XCV3200E-8-CG1156 FPGA device. There are no known single-chip FPGA implementations of an encryptor/decryptor Rijndael design.
[1]
Kris Gaj,et al.
Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware
,
2000,
AES Candidate Conference.
[2]
Christof Paar,et al.
An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists
,
2000,
AES Candidate Conference.
[3]
Joan Daemen,et al.
AES Proposal : Rijndael
,
1998
.
[4]
Mitsuru Matsui,et al.
Hardware Evaluation of the AES Finalists
,
2000,
AES Candidate Conference.
[5]
Jan C. A. van der Lubbe,et al.
Basic Methods of Cryptography
,
1998
.
[6]
Bryan Weeks,et al.
Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms
,
2000,
AES Candidate Conference.
[7]
Alfred Menezes,et al.
Handbook of Applied Cryptography
,
2018
.
[8]
José D. P. Rolim,et al.
A Comparative Study of Performance of AES Final Candidates Using FPGAs
,
2000,
CHES.