In this study, the assembly processes and reliability performance of interconnects with 30 μm pitch Cu/Ni/SnAg joints are evaluated, Plasma was treated on the both upper and lower chips before bonding, then fine gap control bonding process was applied to minimize the solder squeezing phenomenon which causes the adjacent joints bridged. Two kinds of underfills were used to fill the gap of around 20 urn between the upper and lower chips Pre-conditioning test and Temperature cycling test (TCT) (−55°C≃425°C) for 5,000 cycles was performed on the chip-on-chip (COC) interconnects. The characteristics of micro joints with different underfills were investigated during the reliability test. The results of electrical test and microstructure analysis of the micro-bump interconnects showed that the micro joints were well-bonded in such kind of method. Fine gap filling capability of the selected underfill materials was also confirmed. The higher filler content and viscosity may cause the void issue during the encapsulation process. The major failure modes were found after the failure analysis. One is crack occurred at the center of the joint which relate to underfill's capability, another is void formation in the joint which relate to volume shrinkage of the inter-metallic-compound (IMC) transformation from the remained solder. The micro bump assembly technology was established, quality check methods were demonstrated and the failure modes for the bonded-micro-joint with different underfills were investigated at this study.
[1]
Chun-Chih Chuang,et al.
Assembly and reliability characterization of 3D chip stacking with 30μm pitch lead-free solder micro bump interconnection
,
2010,
2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[2]
Mitsumasa Koyanagi,et al.
10 µm fine pitch Cu/Sn micro-bumps for 3-D super-chip stack
,
2009,
2009 IEEE International Conference on 3D System Integration.
[3]
Paresh Limaye,et al.
High density Cu-Sn TLP bonding for 3D integration
,
2009,
2009 59th Electronic Components and Technology Conference.
[4]
Philip G. Emma,et al.
Is 3D chip technology the next growth engine for performance improvement?
,
2008,
IBM J. Res. Dev..
[5]
Keith A. Jenkins,et al.
Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection
,
2005,
IBM J. Res. Dev..
[6]
Y. C. Chan,et al.
Reliability studies /spl mu/BGA solder joints-effect of Ni-Sn intermetallic compound
,
2001
.
[7]
Xuejun Fan,et al.
Investigation of the underfill delamination and cracking in flip-chip modules under temperature cyclic loading
,
1999,
1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).