Time resolution of NMOS sampling switches used on low-swing signals

A number of recently reported CMOS line receivers and downconversion mixers are based on sampling. A key component in these designs is the NMOS sampling switch. It can sample a very high bandwidth signal, several GHz for a 0.8-/spl mu/m transistor. We present an expression for the aperture time for an NMOS switch when the input has low swing. The switch can, under this condition, be modeled as a device that determines a weighted average over time of the input signal. The weight function is derived. The aperture time function shows that the maximum theoretical time resolution for a switch in 0.8-/spl mu/m standard CMOS is 21 ps (/spl sim/48 Gb/s). SPICE simulations agree with the theory. Transient two-dimensional (2-D) device simulations do not contradict the predicted results. Experiments on a switch made in a 0.8-/spl mu/m standard CMOS process show successful sampling of every thirty second bit of a 5-Gb/s data stream.

[1]  Y. Tsividis,et al.  A small signal dc-to-high-frequency nonquasistatic model for the four-terminal MOSFET valid in all regions of operation , 1985, IEEE Transactions on Electron Devices.

[2]  R. J. Bayruns,et al.  A fine-line NMOS 3-Gbit/s 12 channel time-division multiplexer-demultiplexer chip set , 1989 .

[3]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[4]  John P. Uyemura,et al.  Fundamentals of MOS digital integrated circuits , 1988 .

[5]  Mark Sauerwald.  Application Note AD-03 Effects of Aperture Time and Jitter in a Sampled Data System , 1996 .

[6]  Chih-Kong Ken Yang,et al.  A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links , 1996 .

[7]  P. Byrne,et al.  A 4-GHz 8-b ADC system , 1991 .

[8]  C. Svensson,et al.  A 4 Gsamples/s line-receiver in 0.8 /spl mu/m CMOS , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[9]  A. Rofougaran,et al.  A Highly Linear 1-GHz CMOS Downconversion Mixer , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[10]  David F. Hoeschele,et al.  Analog-to-digital, digital-to-analog conversion techniques , 1968 .

[11]  Iain D. Craig,et al.  Analog-to-Digital and Digital-to-Analog Conversion Techniques (Second Edition) by David F. Hoeschele, John Wiley, New York, 1994, 397 pages including index (Hbk, £58) , 1995, Robotica.

[12]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[13]  M.A. Horowitz,et al.  A 0.8 /spl mu/m CMOS 2.5 Gb/s oversampled receiver for serial links , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.