Design of a built-in current sensor for I/sub DDQ/ testing

I/sub DDQ/ testing can cover the traditional stuck-at-faults as well as other defects that may affect reliability. One of the most critical issues in I/sub DDQ/ testing is a built-in current sensor (BICS) that can be used to detect abnormal static currents. The most serious problem in the conventional current sensor is performance degradation. The purpose of this work is to present an effective BICS, which has a very small impact on the performance of the circuit under test (CUT). The proposed BICS works in two-modes, the normal mode and the test mode. In the normal mode, our BICS is totally isolated from the CUT. Thus there Is absolutely no performance degradation of the CUT. In the testing mode, our BICS detects the abnormal current caused by permanent manufacturing defects. Furthermore, the BICS requires neither an external voltage reference nor a current source. Hence, the BICS requires less area and is more efficient than the conventional current sensors. The validity and effectiveness of the proposed RIGS are verified through the HSPICE simulation and the chip test. The fabrication was done through "CMPSC8" 0.8 /spl mu/m n-well process. The testing results show that our BICS operates at a speed of 25 MHz.

[1]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[2]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Wojciech Maly,et al.  A self-testing ALU using built-in current sensing , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4]  Michael Nicolaidis,et al.  SEU-tolerant SRAM design based on current monitoring , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[5]  Bas Verhelst,et al.  Functional and I/sub DDQ/ testing on a static RAM , 1990, Proceedings. International Test Conference 1990.

[6]  Jien-Chung Lo,et al.  A 2-ns detecting time, 2- mu m CMOS built-in current sensing circuit , 1993 .

[7]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[8]  S. R. Mallarapu,et al.  I/sub DDQ/ testing on a custom automotive IC , 1994 .

[9]  Michele Favalli,et al.  Novel design for testability schemes for CMOS ICs , 1990 .

[10]  Kozo Kinoshita,et al.  CIRCUIT DESIGN FOR BUILT-IN CURRENT TESTING , 1992, Proceedings International Test Conference 1992.

[11]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.