论文信息 - A ring-VCO-based sub-sampling PLL CMOS circuit with 0.73 ps jitter and 20.4 mW power consumption

A ring-VCO-based sub-sampling PLL CMOS circuit with 0.73 ps jitter and 20.4 mW power consumption

This paper presents a ring voltage-controlledoscillator (ring-VCO)-based sub-sampling phase locked loop(PLL) CMOS circuit with low phase noise and low jitter. A 2.08 GHz PLL is developed by use of 65 nm CMOS technology. The in-band phase noise is -119.1 dBc/Hz at 1 MHz and the output jitter integrated from 1 kHz to 10 MHz is 0.73 ps (rms) with the power consumpition 20.4 mW. The normalized jitter-power product is -229.7 dB.

Takamaro Kikkawa | Kenta Sogo | Akihiro Toya

[1] T. Kikkawa,et al. A Single-Chip Ultra-Wideband Receiver With Silicon Integrated Antennas for Inter-Chip Wireless Interconnection , 2009, IEEE Journal of Solid-State Circuits.

[2] Takamaro Kikkawa,et al. Confocal Imaging System Using High-Speed Sampling Circuit and Ultra-Wideband Slot Antenna , 2011 .

[3] P. K. Saha,et al. Gaussian Monocycle Pulse Transmitter Using 0.18 $\mu{\hbox {m}}$ CMOS Technology With On-Chip Integrated Antennas for Inter-Chip UWB Communication , 2008, IEEE Journal of Solid-State Circuits.

[4] B. Nauta,et al. A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.