A 15MHz BW continuous-time ΔΣ modulator with high speed digital ELD compensation
暂无分享,去创建一个
Junyan Ren | Fan Ye | Hang Hu | Manxin Li | Zhiyuan Dai
[1] Shanthi Pavan,et al. A 4mW 1 GS/s continuous-time ΔΣ modulator with 15.6MHz bandwidth and 67 dB dynamic range , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).
[2] Yiannos Manoli,et al. A 5.1mW 74dB DR CT ΔΣ modulator with quantizer intrinsic ELD compensation achieving 75fJ/conv.-step in a 20MHz BW , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).
[3] Richard Schreier,et al. 29.2 A 235mW CT 0-3 MASH ADC achieving −167dBFS/Hz NSD with 53MHz BW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[4] Fan Ye,et al. High speed digital ELD compensation with hybrid thermometer coding in CT ΔΣ modulators , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).
[5] Thomas Blon,et al. A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .
[6] M.H. Perrott,et al. A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.
[7] Ping Chen,et al. A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.