Current sensing differential logic: a CMOS logic for high reliability and flexibility

In this paper, we present a highly reliable and flexible CMOS differential logic called current sensing differential logic (CSDL). This CSDL eliminates the timing constraints between the enable signal and input signals, which cause difficulties in design with conventional differential logic families, by employing a simple clocking scheme. The power-delay product of CSDL is also reduced by using a swing suppression technique. To verify the reliability and the applicability of the proposed CSDL in large very large-scale-integration systems, a 64-bit carry-lookahead adder has been fabricated in a 0.6 /spl mu/m CMOS technology. Experimental results show that the critical path delay is 3.5 ns with a power consumption of 27 mW at 50 MHz.

[1]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[3]  Kaushik Roy,et al.  Differential Current Switch Logic: A Low Power DCVS Logic Family , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[4]  B. Hoefflinger,et al.  Sample-set differential logic (SSDL) for complex high-speed VLSI , 1986 .

[5]  Kaushik Roy,et al.  LVDCSL: low voltage differential current switch logic, a robust low power DCSL family , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[6]  Ajay Naini,et al.  A 4.5 Ins 96b Cmos Adder Design , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[7]  S.-L. Lu,et al.  Implementation of iterative networks with CMOS differential logic , 1988 .

[8]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .