Design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test

Periodic testing of electronic devices on the field during application execution is becoming increasingly important. In addition, some of these applications are embedded and real-time, requiring the system to be operational for extended periods. In such applications, field test must be cleverly interleaved with normal operation, such that the latter is not impacted, while at the same time guaranteeing the correct operation of the device, and identification of any malfunction or defects within a reasonable time. This paper discusses the design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test. Three specific designs aspects are discussed, namely (i) choice of logic BIST self-test architecture, (ii) optimizations in test time and additional memory requirements for attaining a given coverage, and (iii) DUT interface to self-test DFT logic to enable such form of test and application interleaving. Data is presented for an IP core, which is presently being designed in Texas Instruments (India), wherein such tests are being supported for use in automotive applications.

[1]  Charles E. Stroud.  A Designer's Guide to Built-In Self-Test , 2002 .

[2]  Rubin A. Parekhji,et al.  Enhancements in Deterministic BIST Implementations for Improving Test of Complex SOCs , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[3]  B. Koenemann.  LFSR-coded test patterns for scan designs , 1991 .

[4]  Rohit Kapur,et al.  Evaluation of Entropy Driven Compression Bounds on Industrial Designs , 2008, 2008 17th Asian Test Symposium.

[5]  Minesh B. Amin,et al.  Efficient compression and application of deterministic patterns in a logic BIST architecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6]  Emmanouil Kalligeros,et al.  Multiphase BIST: a new reseeding technique for high test-data compression , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Ahmad A. Al-Yamani,et al.  Built-in reseeding for serial BIST , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Emmanouil Kalligeros,et al.  On-the-Fly Reseeding: A New Reseeding Technique for Test-Per-Clock BIST , 2002, J. Electron. Test..

[9]  Yervant Zorian,et al.  Embedded Processor-Based Self-Test , 2004 .

[10]  V. Prasanth,et al.  DFT Implementationis for Striking the Right Balance between Test Cost and Test Quality for Automotive SOCs , 2008, 2008 IEEE International Test Conference.

[11]  Krishnendu Chakrabarty,et al.  A Seed-Selection Method to Increase Defect Coverage for LFSR-Reseeding-Based Test Compression , 2007, 12th IEEE European Test Symposium (ETS'07).

[12]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[13]  Peter Alan Lee,et al.  Fault Tolerance , 1990, Dependable Computing and Fault-Tolerant Systems.

[14]  D. McAllister,et al.  Cost modelling of fault-tolerant software , 1991 .