Leveraging asymmetric body bias control for low power LSI design

Asymmetric body bias control technique is proposed and evaluated. Compared to the conventional symmetric body bias control, the proposed technique provides finer performance control. Real chip measurements proved the feasibility of leakage reduction when asymmetric body bias is employed. In our measurement, 22.3% of leakage reduction is achieved when compared to the conventional body bias control. Our work also considers the practical on-chip body bias generator and proposed a technique which can be available with the body bias generator.

[1]  G. Ono,et al.  Threshold-voltage balance for minimum supply operation , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[2]  T. Iwamatsu,et al.  Smallest Vth variability achieved by intrinsic silicon on thin BOX (SOTB) CMOS with single metal gate , 2008, 2008 Symposium on VLSI Technology.

[3]  Hideharu Amano,et al.  A Perpetuum Mobile 32bit CPU on 65nm SOTB CMOS Technology with Reverse-Body-Bias Assisted Sleep Mode , 2015 .

[4]  Philippe Flatresse,et al.  A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[5]  Wolfgang Rosenstiel,et al.  MuCCRA4-BB: A fine-grained body biasing capable DRP , 2016, 2016 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS XIX).

[6]  Masayuki Miyazaki,et al.  Threshold-voltage balance for minimum supply operation [LV CMOS chips] , 2003, IEEE J. Solid State Circuits.

[7]  Hidetoshi Onodera,et al.  A body bias generator with wide supply-range down to threshold voltage for within-die variability compensation , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).