Improved delay prediction for on-chip buses [high-level synthesis]

In this paper, we introduce a simple procedure to predict wiring delay in bi-directional buses and a way of properly sizing the driver for each of its ports. In addition, we propose a simple calibration procedure to improve its delay prediction over the Elmore delay of the RC tree. The technique is fast, accurate, and ideal for implementation in floorplanners during behavioral synthesis.

[1]  Massoud Pedram.  Panel: Physical Design And Synthesis: Merge Or Die , 1997, DAC 1997.

[2]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[3]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.

[5]  K. Lee,et al.  Design of CMOS tapered buffer for minimum power-delay product , 1994, IEEE J. Solid State Circuits.

[6]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[7]  W. T. Lynch,et al.  Power Supply Distribution and Other Wiring Issues For deep-submicron Ic's , 1998 .

[8]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[9]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[10]  K.A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[11]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .