A deterministic aging simulator and an analog circuit sizing tool robust to aging phenomena

Analog circuit sizing has become a very challenging process due to increased non-idealities for advanced technology nodes. Moreover, reliability of circuits has become a major concern, where process variations and aging phenomena have been substantially worsened in deep-sub-micron devices. Thereby, traditional circuit optimization tools have been replaced by more complicated ones, which take reliability and variability issues into account. Efficient variability analysis and yield-aware circuit synthesis have been studied for many years, and numerous solutions have been proposed in the literature. On the other hand, aging analysis is still quite problematic in terms of accuracy and efficiency; therefore, more reliable and effective tools have emerged, especially for design automation systems. This study proposes an efficient deterministic aging simulator and an aging-aware analog circuit sizing tool.

[1]  Rob A. Rutenbar,et al.  Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  C. Cabral,et al.  A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[3]  Rob A. Rutenbar,et al.  Practical, fast Monte Carlo statistical static timing analysis: why and how , 2008, ICCAD 2008.

[4]  Ali Emre Pusane,et al.  Adaptive sized Quasi-Monte Carlo based yield aware analog circuit optimization tool , 2014, 2014 5th European Workshop on CMOS Variability (VARI).

[5]  Andrei Vladimirescu,et al.  Analog circuit synthesis using standard EDA tools , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Michael Pecht,et al.  In-situ sensors for product reliability monitoring , 2002, Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS.

[7]  E. Cartier,et al.  Threshold Voltage Instabilities in High- Gate Dielectric Stacks , 2005 .

[8]  Georges G. E. Gielen,et al.  Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[9]  E Ackerman,et al.  Latin hypercube sampling and the sensitivity analysis of a Monte Carlo epidemic model. , 1988, International journal of bio-medical computing.

[10]  E. Cartier,et al.  Threshold voltage instabilities in high-/spl kappa/ gate dielectric stacks , 2005, IEEE Transactions on Device and Materials Reliability.

[11]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[12]  Ali Emre Pusane,et al.  A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Georges G. E. Gielen,et al.  AMGIE-A synthesis environment for CMOS analog integrated circuits , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Francisco V. Fernández,et al.  Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Günhan Dündar,et al.  Simulation-based analog and RF circuit synthesis using a modified evolutionary strategies algorithm , 2011, Integr..