Reducing correlation to improve coverage of delay faults in scan-path design

Simulation data are presented for eleven benchmark circuits to show how test pattern correlation in a scan-path design circuit adversely affects delay fault coverage, and to demonstrate that most undetected delay faults caused by correlation of test patterns are close to the outputs of latches. Topology-based latch correlation measures are introduced and used by a companion latch arrangement algorithm to guide the placement of latches in a scan-path design, with the objective of minimizing the effect of correlation and maximizing the coverage of delay faults. Simulation results with benchmark circuits indicate that the scan-path found by the algorithm clearly achieves better delay fault coverage than a scan-path having no deliberate arrangement. The data also indicates that the algorithm is most effective in covering delay faults that are located nearest the latch outputs of the circuit. The approach has an advantage over other arrangement schemes in that it is simple to implement and does not require significant computational time even for large circuits. >

[1]  Robert A. Rasmussen,et al.  Delay test generation , 1977, DAC '77.

[2]  Michael D. Ciletti,et al.  Arrangement of latches in scan-path design to improve delay fault coverage , 1990, Proceedings. International Test Conference 1990.

[3]  Barry K. Rosen,et al.  Delay test generation. II. Algebra and algorithms , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[6]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.

[7]  M. Ray Mercer,et al.  A Deterministic Approach to Adjacency Testing for Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.

[8]  Franc Brglez,et al.  Accelerated Transition Fault Simulation , 1987, 24th ACM/IEEE Design Automation Conference.

[9]  Michael D. Ciletti,et al.  A Simplified Six-Waveform Type Method for Delay Fault Testing , 1989, 26th ACM/IEEE Design Automation Conference.

[10]  Michael H. Schulz,et al.  Parallel Pattern Fault Simulation of Path Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.

[11]  Srinivas Devadas.  Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[12]  Yashwant K. Malaiya,et al.  Modeling and Testing for Timing Faults in Synchronous Sequential Circuits , 1984, IEEE Design & Test of Computers.

[13]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[14]  Michael D. Ciletti,et al.  Correlation-reduced scan-path design to improve delay fault coverage , 1991, 28th ACM/IEEE Design Automation Conference.

[15]  M. Ray Mercer,et al.  An efficient delay test generation system for combinational logic circuits , 1991, DAC '90.

[16]  T. Hayashi,et al.  A Delay Test System for High Speed Logic LSI's , 1986, DAC 1986.

[17]  M. Ray Mercer,et al.  A method of delay fault test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[18]  Michael D. Ciletti,et al.  A variable observation time method for testing delay faults , 1991, DAC '90.

[19]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.