High performance energy efficient radiation hardened latch for low voltage applications

Abstract Energy efficiency is considered to be the most critical design parameter for IoT and other ultra low power applications. However, energy efficient circuits show a lesser immunity against soft error, because of the smaller device node capacitances in nanoscale technologies and near-threshold voltage operation. Due to these reasons, the tolerance of the sequential circuits to SEUs is an important consideration in nanoscale near threshold CMOS design. This paper presents an energy efficient SEU tolerant latch. The proposed latch improves the SEU tolerance by using a clocked Muller- C and memory elements based restorer circuit. The parasitic extracted simulations using STMicroelectronics 65 nm CMOS technology show that by employing the proposed latch, an average improvement of ∼40% in energy delay product (EDP), is obtained over the recently reported latch. Moreover, the proposed latch is also validated in a TCAD calibrated PTM 32 nm framework and PTM 22 nm CMOS technology nodes. In 32 nm and 22 nm technologies, the proposed latch improves the EDP ∼12% and 59% over existing latches respectively.

[1]  Ken Choi,et al.  High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Hui Xu,et al.  An advanced SEU tolerant latch based on error detection , 2018 .

[3]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[4]  Sudeb Dasgupta,et al.  Multifinger MOSFETs’ Optimization Considering Stress and INWE in Static CMOS Circuits , 2016, IEEE Transactions on Electron Devices.

[5]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[6]  Yu-Sheng Yang,et al.  A low power-delay-product and robust Isolated-DICE based SEU-tolerant latch circuit design , 2014, Microelectron. J..

[7]  Jun Zhou,et al.  The impact of inverse narrow width effect on sub-threshold device sizing , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[8]  Ahmad Patooghy,et al.  Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).

[9]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[10]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[11]  Huaguo Liang,et al.  A High Performance SEU Tolerant Latch , 2015, J. Electron. Test..

[12]  Pei Liu,et al.  A power-delay-product efficient and SEU-tolerant latch design , 2017, IEICE Electron. Express.

[13]  Liu Xinfu,et al.  A study of inverse narrow width effect of 65nm low power CMOS technology , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[14]  D. Schmitt-Landsiedel,et al.  Impact of STI-induced stress, inverse narrow width effect, and statistical V/sub TH/ variations on leakage currents in 120 nm CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[15]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[16]  José G. Delgado-Frias,et al.  Enhanced Fault-Tolerant Data Latches for Deep Submicron CMOS , 2005, CDES.

[17]  Huaguo Liang,et al.  An SEU resilient, SET filterable and cost effective latch in presence of PVT variations , 2016, Microelectron. Reliab..

[18]  Faris S. Alghareb,et al.  Non-Volatile Spintronic Flip-Flop Design for Energy-Efficient SEU and DNU Resilience , 2019, IEEE Transactions on Magnetics.

[19]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[20]  S. Odanaka,et al.  Narrow-width effects of shallow trench-isolated CMOS with n/sup +/-polysilicon gate , 1989 .

[21]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[22]  N. Cohen,et al.  Soft error considerations for deep-submicron CMOS circuit applications , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[23]  B. L. Bhuva,et al.  An SEU-Tolerant DICE Latch Design With Feedback Transistors , 2015, IEEE Transactions on Nuclear Science.

[24]  Maryam Shojaei Baghini,et al.  Robust Soft Error Tolerant CMOS Latch Configurations , 2016, IEEE Transactions on Computers.

[25]  Cecilia Metra,et al.  High-Performance Robust Latches , 2010, IEEE Transactions on Computers.

[26]  Zhengfeng Huang.  A high performance SEU-tolerant latch for nanoscale CMOS technology , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  J. Draper,et al.  The DF-dice storage element for immunity to soft errors , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[28]  R. W. Keyes,et al.  Fundamental limits of silicon technology , 2001, Proc. IEEE.

[29]  Cecilia Metra,et al.  TMR voting in the presence of crosstalk faults at the voter inputs , 2004, IEEE Transactions on Reliability.

[30]  C.I. Kumar,et al.  Design of highly reliable energy‐efficient SEU tolerant 10T SRAM cell , 2018, Electronics Letters.

[31]  Jae-Beom Park,et al.  A shallow trench isolation using nitric oxide (NO)-annealed wall oxide to suppress inverse narrow width effect , 2000 .

[32]  Mark Anders,et al.  Near-threshold voltage (NTV) design — Opportunities and challenges , 2012, DAC Design Automation Conference 2012.