Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs

This paper presents a statistics-based digital background calibration technique for digital-to-analog converter (DAC) unit elements mismatch in pipelined analog-to-digital converters (ADCs). The proposed calibration method continuously measures and digitally mitigates sub-DAC (SDAC) mismatch errors in background during the normal data-conversion operation. In this method, the probability density function (PDF) of the sub-ADC (SADC) quantization error is analyzed using a two-level pseudorandom noise (PN) sequence in order to extract and remove SDAC mismatch errors. Behavioral simulation results are provided for a 12-bit pipelined ADC architecture to validate the effectiveness of the introduced method. Simulation results show that the signal-to-noise and distortion ratio (SNDR) is improved from 48.4 dB to 70.2 dB using the proposed calibration technique. This scheme converges after approximately $30\times 10^{6}$ clock cycles.

[1]  David A. Johns,et al.  A Low-Power Capacitive Charge Pump Based Pipelined ADC , 2010, IEEE Journal of Solid-State Circuits.

[2]  Jianhui Wu,et al.  Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Nan Sun.  Exploiting Process Variation and Noise in Comparators to Calibrate Interstage Gain Nonlinearity in Pipelined ADCs , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Adoración Rueda,et al.  Background Digital Calibration of Comparator Offsets in Pipeline ADCs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Dong Wang,et al.  Background interstage gain calibration technique for pipelined ADCs , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Boris Murmann,et al.  A 12-b, 30-MS/s, 2.95-mW Pipelined ADC Using Single-Stage Class-AB Amplifiers and Deterministic Background Calibration , 2012, IEEE Journal of Solid-State Circuits.

[7]  Mohamad Sawan,et al.  A background calibration technique for multibit/stage pipelined and time-interleaved ADCs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  B. Murmann,et al.  A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification , 2009, IEEE Journal of Solid-State Circuits.

[9]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  Marie-Minerve Louerat,et al.  Fast split background calibration for pipelined ADCs enabled by slope mismatch averaging technique , 2012 .

[11]  Ian Galton,et al.  Digital Background Correction of Harmonic Distortion in Pipelined ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[13]  Ian Galton.  Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[14]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[15]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[16]  George Jie Yuan,et al.  An Interpolation-Based Calibration Architecture for Pipeline ADC With Nonlinear Error , 2012, IEEE Transactions on Instrumentation and Measurement.

[17]  Ian Galton,et al.  Suppression of Quantization-Induced Convergence Error in Pipelined ADCs With Harmonic Distortion Correction , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  D.A. Johns,et al.  An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.

[19]  Reza Mohammadi,et al.  A statistics-based digital background calibration technique for pipelined ADCs , 2015, Integr..

[20]  Bernard C. Levy.  A Propagation Analysis of Residual Distributions in Pipeline ADCs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  H. Shamsi,et al.  A 10-bit 50-MS/s charge injection pipelined ADC using a digital calibration , 2012, International Multi-Conference on Systems, Sygnals & Devices.

[22]  Franco Maloberti,et al.  Online calibration of a Nyquist-rate analog-to-digital converter using output code-density histograms , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Ángel Rodríguez-Vázquez,et al.  Equalization-Based Digital Background Calibration Technique for Pipelined ADCs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Boris Murmann,et al.  Digital Domain Measurement and Cancellation of Residue Amplifier Nonlinearity in Pipelined ADCs , 2007, IEEE Transactions on Instrumentation and Measurement.