A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display

The digital display interface for an ultra-high resolution flat panel (3200/spl times/2400-pixels) requires 16 Gb/s bandwidth; moreover, 20 Gb/s is required when using an 8B10B encoder to increase serial data transmission accuracy. Low power consumption and low cost are also essential for consumer applications. These requirements are supported by multi-channel transmission, such as four 5 Gb/s CMOS LSIs, which is an effective approach to achieving an aggregate bandwidth of 20 Gb/s. There are two system problems in developing a multi-channel transmitter (TX) and receiver (RX) LSIs. One is the phase difference between multiple chips due to the data skew caused by differences between transmission cable lengths. The other is the frequency difference between the TX and RX system clocks. In response to these problems, we have developed compensation technology featuring the use of an elastic buffer for both the phase and frequency differences. Moreover, to achieve 6 Gb/s operation, a self-alignment phase detector with parallel output for a high-speed clock and data recovery circuit (CDR) and a 500 MHz fully pipelined 8B10B encoder are developed.

[1]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997 .

[2]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  B. Kim,et al.  A jitter-tolerant 4.5 Gb/s CMOS interconnect for digital display , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  C. Hogge.  A self correcting clock recovery curcuit , 1985, Journal of Lightwave Technology.

[5]  R. Mactaggart,et al.  A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  Peter A. Franaszek,et al.  A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code , 1983, IBM J. Res. Dev..

[7]  Horowitz,et al.  A 0.6/spl mu/m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997, Symposium 1997 on VLSI Circuits.

[8]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[9]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[10]  K. Nakamura,et al.  A 4.25 Gb/s CMOS fiber channel transceiver with asynchronous binary tree-type demultiplexer and frequency conversion architecture , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[11]  Kuo-Chiang Hsieh,et al.  A 10 Gb/s Si-bipolar TX/RX chipset for computer data transmission , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[12]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).