An approach for PSL assertion coverage analysis with high-level decision diagrams

The paper presents an approach for assertion coverage analysis targeted at quality assessment of simulation-based verification stimuli and design error debug. The approach considers high-level decision diagrams based design verification flow and relies on temporally extended high-level decision diagrams for PSL assertion representation. The discussed case study illustrates the advantages of the proposed idea.

[1]  Zeljko Zilic,et al.  Defining and Providing Coverage for Assertion-Based Dynamic Verification , 2010, J. Electron. Test..

[2]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[3]  Grant Martin.  Learning to assert yourself [review of Creating Assertion-Based IP (H.D. Foster and A.C. Krolnik; 2008)] , 2008, IEEE Design & Test of Computers.

[4]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[5]  Raimund Ubar,et al.  PSL Assertion Checking Using Temporally Extended High-Level Decision Diagrams , 2009, J. Electron. Test..

[6]  Raimund Ubar,et al.  High-Level Decision Diagrams based coverage metrics for verification and test , 2009, 2009 10th Latin American Test Workshop.

[7]  Ansuman Banerjee,et al.  Accelerating Assertion Coverage With Adaptive Testbenches , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Harry D. Foster,et al.  Creating Assertion-Based IP , 2010 .

[9]  Raimund Ubar,et al.  Back-tracing and event-driven techniques in high-level simulation with decision diagrams , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).