Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits
暂无分享,去创建一个
[1] Yu Hen Hu,et al. Correlation-preserved non-Gaussian statistical timing analysis with quadratic timing model , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[2] Peter Feldmann,et al. Integrated circuit quality optimization using surface integrals , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Stephen P. Boyd,et al. Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.
[4] Lawrence T. Pileggi,et al. Asymptotic probability extraction for non-normal distributions of circuit performance , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[5] Zhihua Wang,et al. An efficient yield optimization method using a two step linear approximation of circuit performance , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[6] H. Graeb,et al. Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility-guided search , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Sachin S. Sapatnekar,et al. Statistical timing analysis under spatial correlations , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Alberto L. Sangiovanni-Vincentelli,et al. Support vector machines for analog circuit performance representation , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[9] K. Ravindran,et al. First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Sung-Mo Kang,et al. Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Vladimir Zolotov,et al. Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[12] M. A. Styblinski,et al. Circuit performance variability reduction: principles, problems, and practical solutions , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[13] Lawrence T. Pileggi,et al. Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[14] Rob A. Rutenbar,et al. Remembrance of circuits past: macromodeling by data mining in large analog design spaces , 2002, DAC '02.
[15] Alberto L. Sangiovanni-Vincentelli,et al. Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling , 1996, Proceedings of International Conference on Computer Aided Design.