A design environment for high throughput, low power dedicated signal processing systems

A hierarchical automated design flow for low-energy direct-mapped signal processing integrated circuits is presented. A modular framework based on a combined Simulink and floorplan description drives automatic layout generation. Automatic characterization of layout improves system-level estimates. The flow is demonstrated on the subsystems of CDMA and OFDM receivers and a 300 k transistor test-chip.

[1]  Carver A. Mead.  Structural and Behavioral Composition of VLSI , 1983 .

[2]  Jan M. Rabaey,et al.  An integrated CAD system for algorithm-specific IC design , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.

[3]  Jan M. Rabaey,et al.  An integrated CAD system for algorithm-specific IC design , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Automated design management using traces , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[6]  Teresa H. Meng,et al.  A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.

[7]  R.W. Brodersen.  The network computer and its future , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  D. J. Skellern,et al.  VLSI for OFDM , 1998 .

[10]  Chong-Min Kyung,et al.  A floorplan-based planning methodology for power and clock distribution in ASICs , 1999, DAC '99.

[11]  William J. Dally,et al.  The role of custom design in ASIC chips , 2000, Proceedings 37th Design Automation Conference.

[12]  R.W. Brodersen,et al.  Architectural evaluation of flexible digital signal processing for wireless receivers , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[13]  Robert W. Brodersen,et al.  Analysis and design of low-energy flip-flops , 2001, ISLPED '01.

[14]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  Design methodology for PicoRadio networks , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[16]  Inkyu Lee,et al.  A new architecture for the fast Viterbi algorithm , 2003, IEEE Trans. Commun..