论文信息 - Communication node architecture in a globaly asynchrone network on-chip system

Communication node architecture in a globaly asynchrone network on-chip system

The method involves providing inputs and outputs, associated with input and output controllers, to nodes of an on-chip network. A node is utilized to find a hierarchy of transfer between two data packets to be transmitted towards the same output based on the priority channel information associated with each packet. The information is transmitted using a synchronization signal following an asynchronous communication protocol. An independent claim is also included for a data transmission device including a unit determining a hierarchy of transfer between two data packets.

Edith Beigne | Pascal Vivet | M. Renaudin | Jerome Quartana

[1] Alexandre Yakovlev,et al. Priority arbiters , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[2] William John Bainbridge,et al. Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[3] Jean-Baptiste Rigaud. Spécification de bibliothèques pour la synthèse de circuits asynchrones. (Libraries specification for the synthesis of asynchronous circuits) , 2002 .

[4] Ran Ginosar,et al. Cost considerations in network on chip , 2004, Integr..

[5] K.M. Al-Tawil,et al. A survey and comparison of wormhole routing techniques in a mesh networks , 1997, IEEE Network.

[6] Pascal Vivet,et al. Une méthodologie de conceptionde circuits intégrés quasi-insensibles aux délais :application à l'étude et à la réalisation d'un processeur RISC 16-bit asynchrone , 2001 .