SGERC: a self-gated timing error resilient cluster of sequential cells for wide-voltage processor
暂无分享,去创建一个
[1] Mingoo Seok,et al. Variation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction Technique , 2015, IEEE Journal of Solid-State Circuits.
[2] David Blaauw,et al. 8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[3] Yiorgos Tsiatouhas,et al. Effective Timing Error Tolerance in Flip-Flop Based Core Designs , 2013, J. Electron. Test..
[4] David M. Bull,et al. RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[5] Youhua Shi,et al. Timing monitoring paths selection for wide voltage IC , 2016, IEICE Electron. Express.
[6] Israel Koren,et al. The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] David Z. Pan,et al. Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] K.A. Bowman,et al. Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[9] Dennis Sylvester,et al. Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails , 2014, IEEE Journal of Solid-State Circuits.
[10] Lara Dolecek,et al. Underdesigned and Opportunistic Computing in Presence of Hardware Variability , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] David Blaauw,et al. A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation , 2011, IEEE Journal of Solid-State Circuits.