NoC-AXI interface for FPGA-based MPSoC platforms

Streaming applications are a keystone in several emerging multimedia services like DVB-IPTV, VoD and on-line gaming. Due to the high computing requirements and real-time constraints inherent to this kind of applications multi-processor system-on-chip (MPSoCs) have been proposed as a solution. In addition, the FPGA technology has become popular among systems-on-chip (SoCs) designers due to its low development cost and short time to market. Here we present a FPGA-based MPSoC platform for streaming applications where the important component of this platform is the AXI interface.

[1]  Henk Corporaal,et al.  Distributed resource management for concurrent execution of multimedia applications on MPSoC platforms , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[2]  Pasi Liljeberg,et al.  Transport layer aware design of network interface in many-core systems , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[3]  Fernando Gehm Moraes,et al.  HeMPS - a framework for NoC-based MPSoC generation , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  Siamak Mohammadi,et al.  Adaptive Input-Output Selection Based On-Chip Router Architecture , 2012, J. Low Power Electron..

[5]  Masoud Dehyadegari,et al.  An adaptive fuzzy logic-based routing algorithm for networks-on-chip , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[6]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[7]  Pasi Liljeberg,et al.  Exploration of MPSoC monitoring and management systems , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[8]  Hannu Tenhunen,et al.  Memory-Efficient On-Chip Network With Adaptive Interfaces , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.