A 19 dBm 0.13µm CMOS parallel class-E switching PA with minimal efficiency degradation under 6 dB back-off
暂无分享,去创建一个
[1] F.H. Raab,et al. High-efficiency linear amplification by dynamic load modulation , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.
[2] Bruce A. Wooley,et al. A Digitally Modulated Polar CMOS PA with 20MHz Signal BW , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3] Bruce A. Wooley,et al. A Digitally Modulated Polar CMOS Power Amplifier With a 20-MHz Channel Bandwidth , 2008, IEEE J. Solid State Circuits.
[4] O. Degani,et al. A Class-E PA With Pulse-Width and Pulse-Position Modulation in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[5] Ali M. Niknejad,et al. A 2.4GHz mixed-signal polar power amplifier with low-power integrated filtering in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.
[6] Sudhakar Pamarti,et al. A power amplifier with minimal efficiency degradation under back-off , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[7] Douglas D. O'Shaughnessy,et al. Frame recursive dynamic mean bias removal technique for robust environment-aware speech recognition in real world applications , 2010, CCECE 2010.
[8] Pin-En Su,et al. A 2.4 GHz Wideband Open-Loop GFSK Transmitter With Phase Quantization Noise Cancellation , 2011, IEEE Journal of Solid-State Circuits.