A power modeling and characterization method for the CMOS standard cell library

In this paper, we propose power consumption models for complex gates and transmission gates, which are extended from the model of basic gates proposed in Lin et al., (1994). We also describe an accurate power characterization method for CMOS standard cell libraries which accounts for the effects of input slew rate, output loading, and logic state dependencies. The characterization methodology separates the power consumption of a cell into three components, e.g., capacitive feedthrough power, short-circuit power, and dynamic power. For each component, power equation is derived from SPICE simulation results where the netlist is extracted from cell's layout. Experimental results on a set of ISCAS'85 benchmark circuits show that the power estimation based on our power modeling and characterization provides within 7% error of SPICE simulation on average while the CPU time consumed is more than two orders of magnitude less.

[1]  Ibrahim N. Hajj,et al.  Probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Markus G. Wloka,et al.  Power analysis for semi-custom design , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Kaushik Roy,et al.  Circuit optimization for minimisation of power consumption under delay constraint , 1995, Proceedings of the 8th International Conference on VLSI Design.

[4]  Jiing-Yuan Lin,et al.  A Cell-based Power Estimation In Cmos Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  H. K. Sarin,et al.  A power modelling and characterization method for logic simulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[6]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .