A power modeling and characterization method for the CMOS standard cell library
暂无分享,去创建一个
[1] Ibrahim N. Hajj,et al. Probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Markus G. Wloka,et al. Power analysis for semi-custom design , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[3] Kaushik Roy,et al. Circuit optimization for minimisation of power consumption under delay constraint , 1995, Proceedings of the 8th International Conference on VLSI Design.
[4] Jiing-Yuan Lin,et al. A Cell-based Power Estimation In Cmos Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[5] H. K. Sarin,et al. A power modelling and characterization method for logic simulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.
[6] Hendrikus J. M. Veendrick,et al. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .