An SOC platform for ADC test and measurement

An Analog to Digital Converter Built-in-Self-Test design for System-on-Chip applications is presented. Linear and dynamic ADC test occur in parallel to reduce overall test time. A ramp generator is used for linear histogram measurements and a sine-wave signal is applied for dynamic tests. The design precisely measures Hits-per-Code enabling accurate linearity test and a low-area optimal CPU operates dynamic measurements. Results demonstrate efficient silicon area overheads and lower test time capability.

[1]  Rms Noise.  ADC Input Noise: The Good, The Bad, and The Ugly. Is No Noise Good Noise? , 2006 .

[2]  Gordon W. Roberts,et al.  A BIST scheme for an SNR test of a sigma-delta ADC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[4]  Ye Yi-zheng,et al.  Optimal Schemes for ADC BIST Based on Histogram , 2005, 14th Asian Test Symposium (ATS'05).

[5]  Brendan Mullane,et al.  A dynamic ADC test processor for built-in-self-test of ADCs , 2008 .

[6]  Kwang-Ting Cheng,et al.  Delta-sigma modulator based mixed-signal BIST architecture for SoC , 2003, ASP-DAC '03.

[7]  Sule Ozev,et al.  An ADC-BiST Scheme Using Sequential Code Analysis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[8]  Narumi Sakashita,et al.  A built-in self-test for ADC and DAC in a single-chip speech CODEC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[9]  Luigi Carro,et al.  Low Cost BIST for Static and Dynamic Testing of ADCs , 2005, J. Electron. Test..

[10]  Florence Azaïs,et al.  A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs , 2001, J. Electron. Test..

[11]  Stephen K. Sunter,et al.  A simplified polynomial-fitting algorithm for DAC and ADC BIST , 1997, Proceedings International Test Conference 1997.

[12]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .