Fundamentals of Software Engineering
暂无分享,去创建一个
[1] Jesse D. Bingham. A New Approach to Upward-Closed Set Backward Reachability Analysis , 2004, INFINITY.
[2] Axel Jantsch,et al. Connection-oriented multicasting in wormhole-switched networks on chip , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[3] Gérard Boudol,et al. Fair Cooperative Multithreading , 2007, CONCUR.
[4] Yong-Bin Kim,et al. Fault Tolerant Source Routing for Network-on-chip , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).
[5] Luca Benini,et al. An efficient distributed memory interface for many-core platform with 3D stacked DRAM , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[6] Astrid Kiehn,et al. Amortised Bisimulations , 2005, FORTE.
[7] Davide Sangiorgi,et al. Mobile Processes and Termination , 2009, Semantics and Algebraic Specification.
[8] Mingshu Li,et al. A cut-off approach for bounded verification of parameterized systems , 2010, 2010 ACM/IEEE 32nd International Conference on Software Engineering.
[9] Davide Sangiorgi,et al. Ensuring termination by typability , 2006, Inf. Comput..
[10] Roberto M. Amadio,et al. On Stratified Regions , 2009, APLAS.
[11] Bill Lin,et al. Design of application-specific 3D Networks-on-Chip architectures , 2008, 2008 IEEE International Conference on Computer Design.
[12] U. Rieder,et al. Markov Decision Processes , 2010 .
[13] Davide Sangiorgi,et al. Termination in Impure Concurrent Languages , 2010, CONCUR.
[14] Pao-Ann Hsiung,et al. Creating a Formal Veri fi cation Platform for IBM CoreConnect-based SoC ∗ , 2003 .
[15] Leonidas Tsiopoulos,et al. Formal Development of NoC Systems in B , 2006, Nord. J. Comput..
[16] Hamid Sarbazi-Azad,et al. XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks , 2007, First Asia International Conference on Modelling & Simulation (AMS'07).
[17] Jan J. M. M. Rutten,et al. Mathematical techniques for analyzing concurrent and probabilistic systems , 2004, CRM monograph series.
[18] Wang Yi,et al. Probabilistic Extensions of Process Algebras , 2001, Handbook of Process Algebra.
[19] Chita R. Das,et al. MIRA: A Multi-layered On-Chip Interconnect Router Architecture , 2008, 2008 International Symposium on Computer Architecture.
[20] Kohei Suenaga. Type-Based Deadlock-Freedom Verification for Non-Block-Structured Lock Primitives and Mutable References , 2008, APLAS.
[21] Roberto M. Amadio,et al. An affine-intuitionistic system of types and effects: confluence and termination , 2010, ArXiv.
[22] Vincenzo Catania,et al. Application Specific Routing Algorithms for Networks on Chip , 2009, IEEE Transactions on Parallel and Distributed Systems.